

ABSTRACT

A method for failure analysis of small contacts in integrated circuits is provided. A number of opposing electrical contacts is configured to contact a sample in an offset pattern such that any one electrical contact may contact more than one conductor in the sample and 5 any opposing electrical contact is offset-positioned to contact no more than one of the conductors contacted by the one electrical contact.